

LESSON PLAN

Period	Date (Tentative)	Topic	Unit No.	Teaching Methodology	Remarks	Corrective Action Upon Review
1	12/2	Preliminaries	I	Black board		
2	13/2	Introduction to design methodologies.	"	"		
3	14/2	Design Automation tools.	"	"		
4	15/2	Algorithmic Graph Theory.	"	"		
5	19/2	Computational Complexity.	"	"		
6	20/2	Intractable and Intractable problems.	"	"		
7	21/2	General purpose methods for combinatorial optimization.	II	BB		
8	22/2	Back tracking.	"	"		
9	26/2	Branch and Bound	"	"		
10	28/2	Dynamic programming.	"	"		
11	1/3	Integer Linear programming.	"	"		
12	5/3	Local Search.	"	"		
13	6/3	Simulated Annealing.	"	"		
14	7/3	Tabu Search.	"	"		
15	8/3	Genetic Algorithms.	"	"		
16	12/3	Revision of Unit II.	"	"		
17	13/3	Layout compaction.	III	BB		

LESSON PLAN

Period	Date (Tentative)	Topic	Unit No.	Teaching Methodology	Remarks	Corrective Action Upon Review
18	14/3	placement	"	"		
19	15/3	Flow planning and routing problems	"	"		
20	19/3	practice problems	"	"		
21	20/3	concepts and Algorithms	"	"		
22	21/3	modeling and simulation	"	"		
23	22/3	Gate level modeling	"	"		
24	23/3	and simulation	"	"		
25	27/3	switch level modeling and simulation	"	"		
26	28/3	Revision of III rd unit	"	"		
27	29/3	practice problems	"	"		
28	2/4	Logic synthesis and Verification	IV	BB		
29	3/4	Basic issues	"	"		
30	4/4	Terminology	"	"		
31	5/4	Binary decision diagram	"	"		
32	16/4	Two level logic synthesis	"	"		
33	17/4	High level synthesis	"	"		
34	19/4	Hardware models	"	"		
35	24/4	Internal representation of the input algorithm	"	"		
36	25/4	Allocation	"	"		
37	26/4	Assignment and scheduling	"	"		

LESSON PLAN

Period	Date (Tentative)	Topic	Unit No.	Teaching Methodology	Remarks	Corrective Action Upon Review
38	30/4	Some scheduling Algorithms	"	"		
39	2/5	Some aspects of Assignment problem	"	"		
40	3/5	High level Transformation	"	"		
41	21/5	physical Design Automation of FPGA's	IV	BB		
42	22/5	FPGA technologies	"	"		
43	23/5	physical Design cycle for FPGA's	"	"		
44	24/5	partitioning	"	"		
45	28/5	Routing for segmented and staggered models	"	"		
46	29/5	physical Design Automation of MCM's	VI	BB		
47	30/5	MCM technologies	"	"		
48	7/6	MCM Physical Design cycle	"	"		
49	11/6	partitioning, placement	"	"		
50	12/6	chip array based and full custom approaches	"	"		
51	13/6	Routing - maze routing	"	"		
52	14/6	multiple stage routing Topologic routing	"	"		
53	18/6	Integrated pin-distribution and routing	"	"		
54	18/6	Routing and programmable MCM's	"	"		
55	19/6	Revision of V th unit	"	"		